

# Low Noise, Dual SWITCHED INTEGRATOR 

## FEATURES

- INCLUDES INTEGRATION CAPACITOR, RESET AND HOLD SWITCHES, AND OUTPUT MULTIPLEXER
- LOW NOISE: $10 \mu \mathrm{Vrms}$
- LOW CHARGE TRANSFER: 0.1pC
- WIDE DYNAMIC RANGE: 120dB
- LOW BIAS CURRENT: 100fA


## DESCRIPTION

The ACF2101 is a dual switched integrator for precision applications. Each channel can convert an input current to an output voltage by integration, using either an internal or external capacitor. Included on the chip are precision 100 pF integration capacitors, hold and reset switches, and output multiplexers.

As a complete circuit on a single chip, the ACF2101 eliminates many of the problems commonly encountered in discrete designs, such as leakage current errors and noise pickup. The integrating approach can provide lower noise than conventional transimpedance amplifier designs and also eliminates the need for high performance, high value feedback resistors.
The extremely low bias current and low noise of the ACF2101's Difet ${ }^{\circledR}$ amplifiers, along with active laser trimming of both offset and drift, assure precision current to voltage conversion.
Although designed for $+5 \mathrm{~V},-15 \mathrm{~V}$ supplies, the ACF2101 can be operated on supplies up to $\pm 18$ VDC. It is available in both 24 -pin plastic DIP and SOIC packages.

Difet ${ }^{\circledR}$ Burr-Brown Corp.

## APPLICATIONS

- CURRENT TO VOLTAGE CONVERSION
- PHOTODIODE INTEGRATOR
- CURRENT MEASUREMENT
- CHARGE MEASUREMENT
- CT SCANNER FRONT END
- MEDICAL, SCIENTIFIC, AND INDUSTRIAL INSTRUMENTATION



## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$, Internal $\mathrm{C}_{\text {INTEGRATION }}=\mathrm{C}_{\text {INTERNAL }}=100 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ACF2101BP, BU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT |  |  |  |  |  |
| INPUT RANGE <br> Input Current Range Switched Input (Sw In A, Sw In B) Direct Input (In A, In B) |  |  |  | $\begin{aligned} & \pm 100 \\ & \pm 100 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| INPUT IMPEDANCE <br> Switched Input <br> Hold Switch OFF <br> Hold Switch ON <br> Direct Input |  |  | $\begin{array}{\|c\|} \hline 1000 \\ 1.5 \\ \text { Virtual Ground } \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{G} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| HOLD SWITCH VOLTAGE <br> Hold Switch Withstand Voltage | Hold Switch OFF | -10 |  | +0.5 | V |
| OFFSET VOLTAGE <br> Input Offset Voltage Average Drift |  |  | $\begin{gathered} \pm 0.5 \\ \pm 1 \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & \pm 5 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| DIGITAL INPUTS |  |  |  |  |  |
| ```Logic Family V VH VIL (Logic 0 = Switch ON) IH I/L Switching Speed (All Switches) Switch ON Switch OFF``` | TTL Compatible $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2 \\ -0.5 \end{gathered}$ | $\begin{gathered} 2 \\ 0 \\ 200 \\ 200 \end{gathered}$ | $\begin{aligned} & 5.5 \\ & 0.8 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> ns ns |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| TRANSFER FUNCTION |  |  | $=-\frac{1}{\mathrm{C}_{\text {INTEGRATII }}}$ |  | V |
| DYNAMIC CHARACTERISTICS <br> Integrate Mode <br> Slew Rate <br> Reset Mode <br> Slew Rate <br> Settling Time to $0.01 \%$ FSR $^{(1)}$ <br> Overload Recovery <br> Output Multiplexer (Select Switches) <br> Settling Time to $0.01 \%$ FSR <br> Settling Time to $0.01 \%$ FSR | 10V Step Positive or Negative $\begin{gathered} \mathrm{C}_{\text {LOAD }}<1000 \mathrm{pF} \\ \mathrm{C}_{\text {LOAD }}<100 \mathrm{pF} \end{gathered}$ | 1 | $\begin{gathered} 3 \\ 3 \\ 5 \\ 5 \\ \\ 6.5 \\ 2 \end{gathered}$ | 10 | $\mathrm{V} / \mu \mathrm{s}$ <br> V/us <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| INTEGRATION CAPACITOR ( $\mathrm{C}_{\text {Internal }}$ ) <br> Internal Capacitor <br> Value <br> Accuracy <br> Temperature Coefficient Memory |  | -50 | $\begin{gathered} 100 \\ 0.5 \\ -25 \\ 30 \end{gathered}$ | $\begin{gathered} 2 \\ 0 \\ 100 \end{gathered}$ | $\begin{gathered} \mathrm{pF} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} \end{gathered}$ |
| RESET SWITCH <br> Impedance <br> Reset OFF <br> Reset ON |  |  | $\begin{gathered} 1000 \\ 1.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{G} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| MODES OF OPERATION <br> Switch <br> Integrate Mode <br> Hold Mode <br> Reset Mode <br> (Logic $1=$ OFF, Logic $0=\mathrm{ON}$ ) | Hold Reset <br> ON OFF <br> OFF OFF <br> ON/OFF ON |  |  |  |  |

[^0]
## SPECIFICATIONS (CONT)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$, Internal $\mathrm{C}_{\text {Integration }}=\mathrm{C}_{\text {Internal }}=100 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ACF2101BP, BU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OUTPUT |  |  |  |  |  |
| Voltage Output Range (All Outputs) <br> Current Output, Direct Output (Out A, Out B) <br> Short Circuit Current <br> Direct Output <br> Switched Output (Sw Out A, Sw Out B) <br> Select Switch Withstand Voltage <br> Switched Output <br> Switched Common (Sw Com A, Sw Com B) <br> Output Impedance <br> Direct Output <br> Switched Output <br> Select Switch ON <br> Select Switch OFF <br> Leakage Current <br> Load Capacitance Stability <br> Direct Output <br> Switched Output | Select Switch OFF | $\begin{gathered} \hline-10 \\ \pm 5 \\ \\ \pm 2 \\ \\ -10 \\ -0.5 \end{gathered}$ | $\begin{gathered} \hline-13.5,+1.0 \\ \\ \pm 25 \\ \pm 8 \\ \\ \\ 0.1 \\ \\ 250 \\| 5 \\ 1000 \\| 4 \\ 10 \\ 500 \\ \text { Any } \end{gathered}$ | $+0.5$ $+0.5$ $+0.5$ | V mA mA mA V V $\Omega$ $\Omega$ $\Omega \\| \mathrm{pF}$ $\mathrm{G} \Omega \\| \mathrm{pF}$ pA pF pF |
| OUTPUT ACCURACY |  |  |  |  |  |
| Nonlinearity <br> Channel Separation <br> Op Amp Bias Current <br> Value <br> Temperature Coefficient <br> Hold Mode Droop <br> Integrate Mode Droop <br> Voltage Offset ${ }^{(2)}$ <br> Value <br> Temperature Coefficient Power Supply Rejection | $\mathrm{V}_{S}=+4.5 \mathrm{~V}$ to $+18 \mathrm{~V},-10 \mathrm{~V}$ to -18 V | 80 | $\pm 0.005$ -80 100 bles Each + 1 1 3 5 5 100 | $\begin{gathered} \pm 0.01 \\ 1000 \\ 10 \\ 10 \end{gathered}$ | $\begin{gathered} \hline \begin{array}{c} \text { \%FSR } \\ \mathrm{dB} \\ \mathrm{fA} \\ \mathrm{nV} / \mu \mathrm{S} \\ \mathrm{nV} / \mu \mathrm{s} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{array} \end{gathered}$ |
| OUTPUT NOISE <br> Total Output Noise ${ }^{(3)}$ Integrate Mode ${ }^{(4)}$ Hold Mode Reset Mode | $B W=0.1 \mathrm{~Hz}$ to 10 Hz <br> $B W=0.1 \mathrm{~Hz}$ to 250 kHz <br> $B W=0.1 \mathrm{~Hz}$ to 250 kHz <br> $B W=0.1 \mathrm{~Hz}$ to 250 kHz |  | $\begin{gathered} 2 \\ +\mathrm{C}_{\mathrm{IN}} / \mathrm{C}_{\mathrm{INTEGR}} \\ 10 \\ 10 \\ \hline \end{gathered}$ |  | $\mu$ Vrms $\mu$ Vrms $\mu \mathrm{Vrms}$ $\mu \mathrm{Vrms}$ |
| CHARGE TRANSFER ERRORS ${ }^{(5)}$ <br> Reset to Integrate Mode ${ }^{(6)}$ <br> Charge Transfer <br> Charge Transfer TC <br> Charge Offset Error <br> Charge Offset TC <br> Integrate to Hold Mode <br> Charge Transfer <br> Charge Transfer TC <br> Charge Offset Error <br> Charge Offset TC <br> Hold to Integrate Mode Charge Transfer Charge Transfer TC Charge Offset Error Charge Offset TC | $\mathrm{C}_{\mathrm{IN}}>50 \mathrm{pF}$ $\mathrm{C}_{\mathrm{IN}}>50 \mathrm{pF}$ |  | $\begin{gathered} 0.1 \\ 0.2 \\ 1 \\ 2 \\ \\ 0.2 \\ 0.4 \\ 2 \\ 4 \\ \\ 0.2 \\ 0.4 \\ 2 \\ 4 \end{gathered}$ | 0.5 5 1 10 1 1 10 | pC <br> fC $/{ }^{\circ} \mathrm{C}$ <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> pC <br> fC $/{ }^{\circ} \mathrm{C}$ <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> pC <br> fC $/{ }^{\circ} \mathrm{C}$ <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| POWER SUPPLY |  |  |  |  |  |
| Specified Operating Voltage Operating Voltage Range <br> Positive Supply <br> Negative Supply <br> Current <br> Positive Supply <br> Negative Supply | For Dual For Dual | $\begin{aligned} & +4.5 \\ & -10 \end{aligned}$ | $+5,-15$ $\begin{aligned} & 12 \\ & 3.5 \end{aligned}$ | $\begin{gathered} +18 \\ -18 \\ \\ 15 \\ 5.2 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specification <br> Operation <br> Storage <br> Thermal Resistance (both packages) | Junction to Ambient | $\begin{aligned} & -40 \\ & -40 \\ & -40 \end{aligned}$ | 100 | $\begin{gathered} +85 \\ +125 \\ +125 \end{gathered}$ | $\begin{array}{r} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ \hline \end{array}$ |

NOTES: (1) FSR is Full Scale Range $=10 \mathrm{~V}(0$ to -10 V ). (2) Includes offset errors from all modes of operation. (3) Total noise is rms total of noise for the modes of operation used. (4) $\mathrm{C}_{\mathbb{I N}}=$ capacitance of sensor connected to ACF2101 input; $\mathrm{C}_{\text {INTERGRATION }}=$ integration capacitance $=\mathrm{C}_{\text {INTERNAL }}+\mathrm{C}_{\text {EXTERNAL }}$. (5) Errors created when the internal switches are driven from one mode to another. (6) The charge transfer is 0.1 pC ; for an integration capacitance of 100 pF , the resultant charge offset voltage error is 1 mV .

ABSOLUTE MAXIMUM RATINGS

| Supply | $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
| Input Current | $\pm 5 \mathrm{~mA}$ |
| Output Short Circuit Duration | ... Continuous to Ground |
| Power Dissipation | .. 500 mW |
| Operating Temperature | .. $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | .. $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $\ldots+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | ........... $+300^{\circ} \mathrm{C}$ |

PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE <br> DRAWING <br> NUMBER | (1) |
| :--- | :---: | :---: | :---: |
| TEMPERATURE |  |  |  |
| RANGE |  |  |  |$|$

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

## PIN CONFIGURATION

DIP and SOIC package have different pinouts.

| TOP VIEW  <br>  1 <br> 2 <br>  <br>  <br>  <br> 3 <br>  <br> 4 <br> 5 <br> 6 <br> 7  <br> 8  <br> 9  |  |  | ACF2101BU |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Sw In B | Sw $\ln \mathrm{A}$ | 24 |  |
|  | In B | In A | 23 |  |
|  | Cap B | Cap A | 22 |  |
|  | Com B | Com A | 21 |  |
|  | Gnd B | Gnd A | 20 |  |
|  | Out B | Out A | 19 |  |
|  | Sw Out B | Sw Out A | 18 |  |
|  | Sw Com B | Sw Com A | 17 |  |
|  | Select B | Select A | 16 |  |
|  | Reset B | Reset A | 15 |  |
|  | Hold B | Hold A | 14 |  |
|  | V- | V+ | 13 |  |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

| TOP VIEW  <br>   <br>  1 <br> 2 <br>  <br>  <br>  <br>  <br>  <br> 3 <br> 4 <br>  <br> 5 <br> 6 <br>  <br> 7 <br> 8  <br> 9  |  |  | ACF2101BP |
| :---: | :---: | :---: | :---: |
|  | Out A | Sw Out A | 24 |
|  | Gnd A | Sw Com A | 23 |
|  | Com A | Select A | 22 |
|  | Cap A | Reset A | 21 |
|  | $\ln \mathrm{A}$ | Hold A | 20 |
|  | Sw In A | V+ | 19 |
|  | Sw In B | V- | 18 |
|  | In B | Hold B | 17 |
|  | Cap B | Reset B | 16 |
|  | Com B | Select B | 15 |
|  | Gnd B | Sw Com B | 14 |
|  | Out B | Sw Out B | 13 |



ACF2101 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | A Out | 13 | B Switch-Out |
| 2 | A Ground | 14 | B Switch-Common |
| 3 | A Common | 15 | B Select |
| 4 | A Cap | 16 | B Reset |
| 5 | A In | 17 | B Hold |
| 6 | A Switch-In | 18 | V- |
| 7 | B Switch-In | 19 | V+ |
| 8 | B In | 20 | A Hold |
| 9 | B Cap | 21 | A Reset |
| 10 | B Common | 22 | A Select |
| 11 | B Ground | 23 | A Switch-Common |
| 12 | B Out | 24 | A Switch-Out |

Substrate Bias: Ground.

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $132 \times 157 \pm 5$ | $3.35 \times 3.99 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing |  |  |

## TYPICAL PERFORMANCE CURVES

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{C}_{\text {Integration }}=\mathrm{C}_{\text {Internal }}=100 \mathrm{pF}$, unless otherwise noted.






## APPLICATIONS INFORMATION

## BASIC CIRCUIT CONNECTION

## Basic Layout

As with any precision circuit, careful layout will ensure best performance. Make short, direct interconnections and avoid stray wiring capacitance-especially at the analog and digital input pins.

Figures 1a and 1 b illustrate the basic connections needed for operation. Figures 1c and 1d illustrate the addition of external integration capacitors and input guards.
Leakage currents between printed circuit board traces can easily exceed the input bias current of the ACF2101. A circuit board "guard" pattern reduces leakage effects by surrounding critical high impedance input circuitry with a low impedance circuit connection at the same potential. Leakage will flow harmlessly to the low impedance node. Figure 2 a and 2 b show printed circuit patterns that can be used to guard critical pins. Note that traces leading to these pins should also be guarded.


FIGURE 1a. Basic Circuit Connections, SOIC package.

Improper handling or cleaning may increase droop. Contamination from handling parts and circuit boards can be removed with cleaning solvents and de-ionized water.

## Pinout

The pinout for the DIP and SOIC package of the ACF2101 is different. The pinouts for the different packages are shown in several figures in this data sheet.

## Power Supplies

The ACF2101 can operate from supplies that range from +4.5 V and -10 V to $\pm 18 \mathrm{~V}$. Since the output voltage integrates negatively from ground, a positive supply of +5 V is sufficient to attain specified performance. Using +5 V and -15 V power supplies reduces power dissipation by one-half of that at $\pm 15 \mathrm{~V}$.

Power supply connections should be bypassed with good high-frequency capacitors, such as $1 \mu \mathrm{~F}$ solid tantalum capacitors, positioned close to the power supply pins.


FIGURE 1b. Basic Circuit Connections, DIP.


FIGURE 1c. Circuit Connections with External Capacitors and Guarding, SOIC package.


FIGURE 2a. PC Board Layout Showing "Guard" Traces for Input, SOIC package. Both top and bottom of board should be guarded.


FIGURE 1d. Circuit Connections with External Capacitors and Guarding, DIP.


FIGURE 2b. PC Board Layout Showing "Guard" Traces for Input, DIP. Both top and bottom of board should be guarded.

## MODES OF OPERATION

The three basic modes of operation of each integrator are controlled by the Hold and Reset switches. In Integrate mode, the output voltage integrates negatively toward -10 V . In Hold mode, the output voltage remains at the present value, except for output droop. In Reset mode, the integration capacitor is discharged and the output voltage is driven to analog common. See Figure 4.

## SWITCHES

Each integrator includes four switches: a Hold switch, a Reset switch, and two output Select switches. See Figure 3.


FIGURE 3. Switch Control Lines on One Channel of Two in ACF2101.


FIGURE 4. Modes of Operation.

## Hold and Reset Switches

To use the Hold switch, connect the input current to the "Sw In" pin. The Hold switch disconnects the input current, and holds the output voltage at a fixed level. For direct input, connect the input current to the "In" pin that bypasses the Hold switch and connects directly to the input summing junction. If the Hold switch is not used, the switch should be in the off mode and the "Sw In" pin should be connected to analog common.
The Reset switch is used to discharge the integration capacitor before the start of a new integration period. See Typical Performance Curve showing Reset Time vs $\mathrm{C}_{\text {Integration }}$.

## Select Switches

The two Select switches can be used to multiplex the outputs when multiple integrators are connected to a common bus. Figure 5 shows a number of ACF2101s multiplexed together into an A/D converter. The output settling time is determined by the Select switch "on" resistance of $250 \Omega$ and the total output capacitance. The total output capacitance includes the ACF2101 output capacitances plus the capacitance of the interconnections to the $\mathrm{A} / \mathrm{D}$ converter.


FIGURE 5. ACF2101s in Multiplexed Operation.

## OUTPUT VOLTAGE

The integrator output voltage range is from +0.5 V to -10 V . The output voltage ( $\mathrm{V}_{\text {OUT }}$ ) can be calculated as:

$$
\mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{I}_{\mathrm{IN}} \times \Delta \mathrm{t}}{\mathrm{C}_{\mathrm{INT}}}
$$

$\mathrm{V}_{\text {OUT }}=$ the maximum output voltage (in volts)
$\mathrm{C}_{\text {INT }}=$ the integration capacitance (in farads)
$\mathrm{I}_{\mathrm{IN}}=$ the input current (in amperes)
$\Delta \mathrm{t}=$ the integration time (in seconds)
Examples of Component Values for - 10V Output

| $\mathbf{i}_{\mathbf{I N}}(\mu \mathbf{A})$ | $\Delta \mathbf{t}(\mathbf{s})$ | $\mathbf{C}_{\mathbf{I N T}}(\mathbf{p F})$ | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ |
| :---: | :---: | :---: | :---: |
| 0.01 | 100 m | 100 | -10 |
| 0.1 | 10 m | 100 | -10 |
| 1 | 1 m | 100 | -10 |
| 10 | $100 \mu$ | 100 | -10 |
| 100 | $10 \mu$ | 100 | -10 |
| 10 | 1 m | 1000 | -10 |
| 100 | $100 \mu$ | 1000 | -10 |

## OUTPUT OVERLOAD

When the output to the ACF2101 integrates to the negative limit, the output voltage smoothly limits at approximately 1.5 V from the negative power supply, and reset time will increase by approximately $5 \mu \mathrm{~s}$ for overload recovery. For fastest reset time avoid integrating to the negative limit.

## EXTERNAL CAPACITOR

An external integration capacitor may be used instead of or in addition to the internal 100 pF integration capacitor. Since the transfer function depends upon the characteristics of the integration capacitor, it must be carefully selected. An external integration capacitor should have low voltage coefficient, temperature coefficient, memory, and leakage current. The optimum selection depends upon the requirements of the specific application. Suitable types include NPO ceramic, polycarbonate, polystyrene, and silver mica. If the internal integration capacitor is not used, the Cap pin should be connected to common.


FIGURE 6. Capacitance of Circuit at Input of Integrator.

## NOISE

The total output noise for a specific application of the ACF2101 is the rms total of the noise in the modes used: Integrate noise ( $e_{n I}$ ), Hold noise ( $e_{n H}$ ) and Reset noise ( $\mathrm{e}_{\mathrm{nR}}$ ). The noise in both the Hold ( $\mathrm{e}_{\mathrm{nH}}$ ) and Reset ( $\mathrm{e}_{\mathrm{nR}}$ ) modes is $10 \mu \mathrm{Vrms}$. The noise in the Integrate mode ( $\mathrm{e}_{\mathrm{nI}}$ ) is directly proportional to one plus the ratio of $\mathrm{C}_{\text {IN }}$ to $\mathrm{C}_{\text {Integration }}$, where $\mathrm{C}_{\text {IN }}$ is the capacitance of the circuit at the input of the integrator and $\mathrm{C}_{\text {INTEGRATION }}=\mathrm{C}_{\text {INTERNAL }}+\mathrm{C}_{\text {EXTERNAL }}$ and is the integration capacitance:

$$
\text { Integrate output noise }\left(\mathrm{e}_{\mathrm{nI}}\right)=(10 \mu \mathrm{Vrms}) \times\left(1+\mathrm{C}_{\mathrm{IN}} / \mathrm{C}_{\text {INTEGRATION }}\right)
$$

Therefore, for very low $\mathrm{C}_{\mathrm{IN}}$, the Integrate noise will approach $10 \mu \mathrm{Vrms}$. The total noise when in the Hold mode after proceeding through Reset and Integrate modes is approximated as shown below.

$$
\text { Total Noise }=\sqrt{\mathrm{e}_{\mathrm{nI}}^{2}+\mathrm{e}_{\mathrm{nH}}^{2}+\mathrm{e}_{\mathrm{nR}}^{2}}
$$

See Typical Performance Curve showing Total Output Noise vs $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {INTEGRATION }}$ for more accurate noise data under specific circumstances. If only the Integrate and Reset modes are used, the total noise is the rms sum of the noise of the two modes as shown below.

$$
\text { Total Noise }=\sqrt{\mathrm{e}_{\mathrm{nI}}^{2}+\mathrm{e}_{\mathrm{nR}}^{2}}
$$

## DYNAMIC CHARACTERISTICS

## Frequency Response

The ACF2101 switched integrator is a sampled system controlled by the sampling frequency (fs), which is usually dominated by the integration time. Input signals above the Nyquist frequency ( $\mathrm{fs} / 2$ ) create errors by being aliased into the sampled frequency bandwidth. The sampled frequency bandwidth of the switched integrator has a -3 dB characteristic at fs/2.26 and a null at fs and harmonics 2 fs , 3 fs , 4 fs , etc. This characteristic is often used to eliminate known interference.


FIGURE 7. Frequency Response.

## Charge Transfer

Charge transfer is the charge that is coupled from the logic control inputs through circuit capacitance to the integration capacitor when the Hold and Reset switches change mode. Careful printed circuit layout must be used to minimize external coupling from digital to analog circuitry and the resulting charge transfer. Charge transfer results in a DC charge offset error voltage. The ACF2101 switches are compensated to reduce charge transfer errors.
Since the ACF2101 switches contribute equal and opposite charge for positive and negative logic input transitions, the total error due to charge transfer is determined by the switching sequence. For each switch, a logic transition results in a specific charge (and offset voltage) while an opposite going logic transition results in an opposite charge (and opposite offset voltage). Thus, if the Hold switch is turned on and off during one integration cycle, the total charge transfer at the end of the sequence due to the Hold switch is essentially zero.
The amount of charge transfer to the integration capacitor is constant for each switch. Therefore, the charge offset error voltage is lower for larger integration capacitors. The ACF2101's 0.1 pC charge transfer results in a 1 mV charge offset voltage when using the 100 pF internal integration capacitor. The offset voltage will change linearly with the integration capacitance. That is, 50 pF will result in a 2 mV charge offset and 200 pF in a 0.5 mV charge offset.

## Droop

Droop is the change in the output voltage over time as a result of the bias current of the amplifier, leakage of the integration capacitor and leakage of the Reset and Hold switches. Droop occurs in both the Integrate and Hold modes of operation. Careful printed circuit layout must be used to minimize external leakage currents as discussed previously.

The droop is calculated by the equation:

$$
\text { Droop }=\frac{100 \mathrm{fA}}{\mathrm{C}_{\text {INTEGRATION }}}
$$

where $\mathrm{C}_{\text {Integration }}=\mathrm{C}_{\text {Internal }}+\mathrm{C}_{\text {EXternal }}$ and is the integration capacitance in farads and the result is in volts per second. For the internal integration capacitance of 100 pF , the droop is calculated as:

$$
\text { Droop }=\frac{100 \times 10^{-15}}{100 \times 10^{-12}}=1 \mathrm{mV} / \mathrm{s} \text { or } 1 \mathrm{nV} / \mathrm{\mu s}
$$

Droop increases by a factor of 2 for each $10^{\circ} \mathrm{C}$ increase above $25^{\circ} \mathrm{C}$. See the typical performance curve showing Bias Current vs Temperature.

## Capacitive Loads

Any capacitive load can be safely driven through the multiplexed output of the ACF2101. As with any op amp, however, best dynamic performance of the ACF2101 can be achieved by minimizing the capacitive load. See the typical performance curve showing settling time as a function of capacitive load for more information. A large capacitive


FIGURE 8. Droop and Charge Offset Effects.
load is often useful in reducing the noise of systems not requiring the full bandwidth of the ACF2101.

## PROGRAMMABLE I TO V CONVERTER EXAMPLE

Figure 10 illustrates the use of the ACF2101 as a programmable current to voltage converter. The output of the circuit, $\mathrm{V}_{\text {OUT }}$, is a DC level for a constant current input. The timing diagram shown in Figure 9 shows $\mathrm{V}_{\text {OUT }}$ for an input current that varies from one sample to the next. This circuit offers wide dynamic range without the use of extremely large resistors. An ACF2101 and an OPA2107 op amp are configured to convert a low level input current to an output voltage. The equivalent gain of the converter is determined by the frequency of the digital input signal, $\mathrm{f}_{\mathrm{S}}$. The inherent integrating function of the ACF2101 is very useful for rejection of noise such as power line pickup.
The ACF2101 integrates the current signal for the period of $\mathrm{f}_{\mathrm{S}}$. The magnitude of the ramp voltage at the output of the ACF2101 is a function of the frequency of $\mathrm{f}_{\mathrm{S}}$ and the value of the integration capacitor, $\mathrm{C}_{\text {INTEGRATION }}$. The ACF2101's 100 pF internal capacitor is used for $\mathrm{C}_{\text {INTEGRATION }}$ in this example. The effect is that $f_{S}$ controls the equivalent feedback resistance of a transconductance (current-to-voltage) amplifier. The equivalent feedback resistance range can vary over a large range of at least $1 \mathrm{M} \Omega$ to $1 \mathrm{G} \Omega$ as illustrated in the accompanying table. Larger equivalent feedback resistances can be obtained if internal capacitances smaller than 100 pF are used with the ACF2101.
A simplified equation for the operation of this circuit is:

$$
\mathrm{V}_{\text {OUT }}=\mathrm{I}_{\text {SENSOR }} \times \mathrm{R}_{\text {PROGRAM }}
$$

Where:
$\mathrm{V}_{\text {OUT }}$ is the voltage at the output of the OPA2107,
$\mathrm{I}_{\text {SENSOR }}$ is the current into the ACF2101, and
$\mathrm{R}_{\text {PROGRAM }}$ is the equivalent feedback resistance of the circuit calculated by the equation,

$$
\mathrm{R}_{\text {PROGRAM }}=1 /\left(\mathrm{f}_{\mathrm{S}} \times \mathrm{C}_{\text {INTEGRATION }}\right)=1 /\left(\mathrm{f}_{\mathrm{S}} \times 100 \mathrm{pF}\right)
$$

For $\mathrm{C}_{\text {Integration }}=100 \mathrm{pF}, \mathrm{R}_{\text {Program }}$ is calculated below:

| $\mathbf{f}_{\mathbf{S}}$ | $\mathbf{R}_{\text {PROGRAM }}$ |
| :--- | :--- |
| 10 kHz | $1 \mathrm{M} \Omega$ |
| 1 kHz | $10 \mathrm{M} \Omega$ |
| 100 Hz | $100 \mathrm{M} \Omega$ |
| 60 Hz | $167 \mathrm{M} \Omega$ |
| 50 Hz | $200 \mathrm{M} \Omega$ |
| 10 Hz | $1 \mathrm{G} \Omega$ |

At the end of the integration cycle, the Hold switch of the ACF2101 is opened to hold a constant value at the output of the ACF2101. The constant value output voltage of the ACF2101 is transferred onto a 10 nF capacitor by closing the ACF2101's Select switch. The Select switch is then opened which holds the voltage on the 10 nF capacitor during the next integration cycle and creates a DC output. With this operation, the Select switch of the ACF2101 and the 10 nF capacitor form a Sample/Hold (S/H) circuit. The OPA2107 is used to buffer the Sample/Hold output. The charge injection of the Select switch creates a small offset voltage, of approximately 1 mV in this example. The 10 nF capacitor was chosen as a large value to minimize this offset voltage.
After the Select switch opens, the ACF2101 is reset by momentarily closing the Reset switch. The ACF2101's Hold switch is then closed to begin another integration cycle. During the period of time that the Hold switch is open, the input signal current is stored on the input capacitance of the sensor ( $\mathrm{C}_{\text {IN }}$ ). During this time, the input signal current creates a voltage across the sensor. This voltage should be kept below 500 mV . When the Hold switch is closed, the charge that has collected on $\mathrm{C}_{\text {IN }}$ will be transferred to the integration capacitor, $\mathrm{C}_{\text {INTEGRATION }}$, with no loss of signal. Therefore, one integration cycle ends and the next integration cycle begins when the Hold switch is opened.
If $100 \%$ of signal acquisition is not required, or not wanted, the Hold switch may be left closed, or the direct input to the ACF2101 used. In this mode of operation, an integration cycle ends when the Select switch is opened and the next integration cycle begins when the Reset switch is opened.

Figure 11 shows a simple digital pattern generator which can be used to create the timing signals to control the ACF2101 circuit of Figure 10. This circuit creates signals to control the Select, Reset and Hold switches at a rate controlled by the frequency of $f_{S}$. Figure 9 shows the timing diagram for these circuits.
In a sampled data system, the output of the ACF2101 at the output of the Select switch can be converted to digital when the ACF2101 is in the Hold mode. In this situation, of course, the 10 nF capacitor and the OPA2107 op amp are not required.


FIGURE 9. ACF2101 Current-to-Voltage Converter Timing Diagram.


FIGURE 10. Programmable Current-to-Voltage Converter.


FIGURE 11. Timing Generator.

## VOLTAGE INPUT EXAMPLE

Figure 12 illustrates the use of the ACF2101 with a voltage input. This approach is useful in applications where a constant current source is needed. For example, the ACF2101 can be configured in a bipolar mode by using the current generated by a voltage reference as an offset current. In the example in Figure 12, a 10V reference (REF102) is used in series with a $400 \mathrm{k} \Omega$ resistor to generate a constant $+25 \mu \mathrm{~A}$ input current to the ACF2101. The ACF2101 will operate as expected in this configuration except in the Hold mode. When the Hold switch is opened, the input to the ACF2101 becomes high impedance and consequently the Sw In node will try to go to 10 V . The Hold switch is specified to have a withstand voltage of +0.5 V . When the voltage at the Sw In node exceeds +0.5 V the Hold switch will begin to conduct again. This will not cause damage to the switch, however, the output will start to unexpectedly integrate again. The addition of either $C_{1}$ or $D_{1}$ in the circuit is critical for proper Hold mode operation. $\mathrm{C}_{1}$ will divert the charge being gener-
ated by the voltage source in series with the resistor. $\mathrm{C}_{1}$ is selected so that the maximum voltage does not exceed 0.4 V . When the Hold switch is closed again, the charge collected by $\mathrm{C}_{1}$ is transferred to the integration capacitor. $\mathrm{D}_{1}$ will divert the charge being generated by the voltage source and resistor to ground. When the Hold switch closes again, the charge stored on the parasitic capacitor of the diode is transferred to the integration capacitor. $\mathrm{D}_{1}$ should be selected so that the on voltage of the diode does not exceed 0.4 V .

## DEMONSTRATION BOARD AND MACROMODEL

Demonstration boards are available to speed prototyping. The demonstration board, DEM-ACF2101BP-C includes a programmable timing generator making it easy to do a quick evaluation.

A Spice-based macromodel is also available. Request AB-020 for Application Bulletin and Burr-Brown's Spice Macromodel diskette.


FIGURE 12. Using the ACF2101 with a Voltage Source.

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACF2101BP | OBSOLETE | PDIP | NT | 24 | TBD | Call TI | Call TI |  |
| ACF2101BU | ACTIVE | SOIC | DW | 24 | 25 |  <br> no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| ACF2101BU/1K | ACTIVE | SOIC | DW | 24 | 1000 | Pb-Free <br> (RoHS) | CU NIPDAU | Level-3-260C-168 HR |
| ACF2101BU/1KE4 | ACTIVE | SOIC | DW | 24 | 1000 | Pb-Free <br> (RoHS) | CU NIPDAU | Level-3-260C-168 HR |
| ACF2101BUE4 | ACTIVE | SOIC | DW | 24 | 25 |  <br> no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | $\begin{array}{\|c\|} \hline \text { Reel } \\ \text { Width } \\ \text { W1 }(\mathrm{mm}) \\ \hline \end{array}$ | A0 (mm) | B0 (mm) | K0 (mm) | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACF2101BU/1K | SOIC | DW | 24 | 1000 | 330.0 | 24.4 | 10.85 | 15.8 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACF2101BU/1K | SOIC | DW | 24 | 1000 | 346.0 | 346.0 | 41.0 |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of Tl information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify Tl and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers |  |
| Data Converters | amplifier.ti.com |
| DSP | dataconverter.ti.com |
| Clocks and Timers | dsp.ti.com |
| Interface | www.ti.com/cocks |
| Logic | nterace.ti.com |
| Power Mgmt | ogic.ti.com |
| Microcontrollers | Dowe.ti.com |
| RFID | nicrocontroler.ti.com |
| RF/IF and ZigBee® Solutions | NWw.ti-rfid.com |
|  |  |


| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ticom/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ticom/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated


[^0]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

